A split-gate field effect transistor containing four electrodes, source, drain, two gates allows enhanced transport for specific carrier species and separate control of carrier polarity over two gate regimes. The device can be operated as a transistor or a diode by controlling gate biases.