Self -tuning PID regulators are synthesized adopting a fixed-order continuous-time process model with variable delay. The main synthesis criterion is based on constrained pole-zero cancellation. Many aspects concerning a reliable engineering implementation are considered.